Intel’s Haswell CPU Microarchitecture
نویسنده
چکیده
Over the last 5 years, high performance microprocessors have changed dramatically. One of the most significant influences is the increasing level of integration that is enabled by Moore’s Law. In the context of semiconductors, integration is an ever-present fact of life, reducing system power consumption and cost and increasing performance. The latest incarnation of this trend is the System-on-a-Chip (SoC) philosophy and design approach. SoCs have been the preferred solution for extremely low power systems, such as 1W mobile phone chips. However, high performance microprocessors span a much wider design space, from 15W notebook chips to 150W server sockets and the adoption of SoCs has been slower because of the more diverse market.
منابع مشابه
Analysis of Intel's Haswell Microarchitecture Using the ECM Model and Microbenchmarks
This paper presents an in-depth analysis of Intel’s Haswell microarchitecture for streaming loop kernels. Among the new features examined is the dual-ring Uncore design, Cluster-on-Die mode, Uncore Frequency Scaling, core improvements as new and improved execution units, as well as improvements throughout the memory hierarchy. The Execution-Cache-Memory diagnostic performance model is used toge...
متن کاملA Comparison of the Performance of SaP::GPU and Intel’s Math Kernel Library (MKL) for Solving Dense Banded Linear Systems
SaP::GPU is a solver developed in the Simulation Based Engineering Lab (SBEL) [1] to solve large banded and sparse linear systems on the GPU. This report contributes the performance comparison of the banded solver of SaP::GPU and Intel’s Math Kernel Library [2] on a large set of synthetic problems. The results of several numerical experiments indicate that when it is used in conjunction with la...
متن کاملStudy of hardware transactional memory characteristics and serialization policies on Haswell
This paper presents an extensive performance study of the implementation of Hardware Transactional Memory (HTM) in the Haswell generation of Intel x86 core processors. It evaluates the strengths and weaknesses of this new architecture by exploring several dimensions in the space of Transactional Memory (TM) application characteristics using the Eigenbench (Hong et al., 2010 [1]) and the CLOMP-T...
متن کاملReverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters
Cache attacks, which exploit differences in timing to perform covert or side channels, are now well understood. Recent works leverage the last level cache to perform cache attacks across cores. This cache is split in slices, with one slice per core. While predicting the slices used by an address is simple in older processors, recent processors are using an undocumented technique called complex ...
متن کاملTowards White-Box Modeling of Hardware Transactional Memory Systems
This paper investigates the problem of deriving white box performance models of Hardware Transactional Memory (HTM) systems. The proposed model targets a popular implementation of HTM, i.e., the one integrated in Intel’s Xeon (Haswell family) processors, and focuses on capturing the dynamics of two key mechanisms: the concurrency control scheme and the management of transactional meta-data in t...
متن کامل